Amazon cover image
Image from Amazon.com
Image from Google Jackets

Chip design for submicron VLSI : CMOS layout and simulation / John P. Uyemura.

By: Material type: TextTextPublication details: Victoria Thomson 2006.Description: xvi, 411p. ill. 24cm. + 1 CD-ROM (4 3/4in.)ISBN:
  • 053446629X
Subject(s): DDC classification:
  • 621.39732 UYE 2006
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
AV-CDR AV-CDR PERPUSTAKAAN POLITEKNIK SULTAN SALAHUDDIN ABDUL AZIZ SHAH 621.39732 UYE 2006 (Browse shelf(Opens below)) Available 0000031096
Book-GN Book-GN PERPUSTAKAAN POLITEKNIK SULTAN SALAHUDDIN ABDUL AZIZ SHAH 621.39732 UYE 2006 (Browse shelf(Opens below)) Available 0000031095

There are no comments on this title.

to post a comment.